收藏本站
Operation
In GPIO mode, two additional registers (HDDR and HDR) are related to the HI08 peripheral. The
separate receive and transmit data paths are double buffered for efficient, high speed
asynchronous transfers. The host-side transmit data path (host writes) is also the DSP-side
receive path; the host-side receive data path (host reads) is also the DSP-side transmit path. The
Receive (RXH:RXM:RXL) and Transmit Data Registers (TXH:TXM:TXL) use the same host
address. During host writes to these addresses, the data is transferred to the Transmit Data
Registers while reads are performed from the Receive Data Registers.
6.4 Operation
The HI08 is a slave-only device, so the host is the master of all bus transfers. In host-to-DSP
transfers, the host writes data to the Transmit Data Registers (TXH:TXM:TXL). In DSP-to-host
transfers the host reads data from the Receive Data Registers (RXH:RXM:RXL). The DSP side
has access only to the Host Receive Data Register (HRX) and the Host Transmit Data Register
(HTX). Data automatically moves between the host-side data registers and the DSP-side data
registers when it is available. This double-buffered mechanism allows for fast data transfers but
creates a “pipeline” that can either stall communication (if the pipeline is either full or empty) or
cause erroneous data transfers (new data to be overwritten or old data to be read twice). The HI08
port has several handshaking mechanisms to counter these buffering effects.
Suppose the host is writing several pieces of data to the HI08 port. The host first uses one of the
handshaking protocols to determine whether any data previously written to the Transmit Data
Registers (TXH:TXM:TXL) has successfully transferred to the DSP side. If the host-side
Transmit Data Registers (TXH:TXM:TXL) are empty, the host writes the data to these registers.
The transfer to the DSP-side Host Receive Data Register (HRX) occurs only if HRX is empty
(that is, the DSP has read it). The DSP core then uses an appropriate handshaking protocol to
move data from the HRX to the receiving buffer or register. Without handshaking, the host might
overwrite data not transferred to the DSP side or the DSP might receive stale data.
Similarly, when the host performs multiple reads from the HI08 port Receive Data Registers
(RXH:RXM:RXL), the DSP side uses an appropriate handshaking protocol to determine whether
any data previously written to the Host Transmit Register (HTX) has successfully transferred to
the host-side registers. If HTX is empty, the DSP writes the data to this register. Data transfers to
the host-side Receive Data Registers (RXH:RXM:RXL) occur only if they are empty (that is, the
host has read them). The host can then use any of the available handshaking protocols to
determine whether more data is ready to be read. The DSP56311 HI08 port offers the following
handshaking protocols for data transfers with the host:
Software polling
Interrupts
Core DMA access
Host requests
DSP56311 User’s Manual, Rev. 2
Freescale Semiconductor
6-5
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT